Btech Notes Place for all Btech Engineering Notes
Related Articles
Microprocessor and Micro-controller Theory and Applications Notes VSSUT – MP&MC Notes VSSUT of Total Complete Notes
Please find the download links of Microprocessor and Micro-controller Theory and Applications Notes VSSUT | MP&MC Notes VSSUT are listed below:
Link: Complete Notes
Module – 1
INTRODUCTION TO MICROPROCESSOR AND MICROCOMPUTER ARCHITECTURE,
Technology Used,Transistor-Transistor Logic (TTL),Emitter Coupled Logic (ECL) ,
Complementary Metal-Oxide Semiconductor (CMOS),Classification of Microprocessors,
8085 MICROPROCESSOR ARCHITECTURE,Program Counter (PC) ,
Stack Pointer (SP),8085 PIN DESCRIPTION,INSTRUCTION SET AND EXECUTION IN 8085,
Register Direct Addressing,INSTRUCTION SET OF 8085,Arithmetic Instructions.
Link: Module – 1
Module – 2
INTERFACING MEMORY AND I/O DEVICES WITH 8085,INTERFACING MEMORY CHIPS WITH 8085,
PERIPHERAL MAPPED I/O INTERFACING,MEMORY MAPPED I/O INTERFACING,
INTEL 8255: (Programmable Peripheral Interface),Functional Description,
Data Bus Buffer,Read/Write and logic control,RESET,
Operation Description,Mode selection,INTEL 8259A Programmable Interrupt Controller,
Chip select,Functional Description,Data bus buffer,Read/Write & control logic,
Interrupt request register (IRR),Interrupt mask register (IMR),
In service register (ISR),Priority Resolver,Cascade buffer/comparator,
8257: Direct Memory Access Controller,Internal Architecture of 8257,
DMA Address Register,Terminal Count Register,Mode Set Register,
Data Bus Buffer, Read/Write Logic, Control Unit and Priority Resolver,
Signal Description of 8257,Interfacing 8257 with 8086.
Link: Module – 2
Module – 3
8086 Microprocessor Architecture and Operation,Minimum and Maximum Modes,
Internal Architecture of 8086,Specifically it has the following functions,
EXECUTION UNIT,Internal Registers of 8086,Code segment (CS),
Instruction Pointer (IP),Addressing Modes ,Based Indexed with displacement
Interrupts,Software interrupts ,Processor exceptions,Minimum Mode Interface ,
Address/Data Bus,Status signal ,Control Signals,Maximum Mode Interface ,
8288 Bus Controller – Bus Command and Control Signals,
8289 Bus Arbiter – Bus Arbitration and Lock Signals,Queue Status Signals.
Link: Module – 3
Module – 4
8051 microcontroller,Microcontrollers Vs Microprocessors ,
Development/Classification of microcontrollers (Invisible),Development of microprocessors (Visible) ,Microcontroller Chips ,
Features of Modern Microcontrollers,Internal Structure of a Microcontroller ,
Harvard Architecture (Separate Program and Data Memory interfaces),
Memory organization,Basic 8051 Architecture ,8051 Clock and Instruction Cycle ,
128 bytes of Internal RAM Structure (lower address space),
Internal Data Memory and Special Function Register (SFR) Map,SFR Map ,
Interfacing External Memory,8051 Addressing Modes ,Reading a port (port-pins) versus reading a latch ,Interrupt Enable register (IE).
Link: Module – 4
TEXT BOOKS
[1].
D.V Hall and S.S.S.P Rao “ Microprocessor & its Interfacing”- 3rd Edition, TMH Publication
[2].
M.A Mazidi & J.G Majidi, “Microcontroller and Embedded Systems”, 2nd Edition, Prentice Hall Publication
REFERNCE BOOKS
[1].
Ghosh & Sridhar, “ 0000 to 8085 Introduction to Microprocessor for Scientists & Engineers”, PHI
Publishers.
[2] Ramesh, Gaonkar, “Microprocessor Architecture Programming and Application with the 8085, 5th Edition
CBS Publication.
[3] A.K.Roy & K.M.Bhurchandi, “Advanced Microprocessor and Peripherals (Architecture, Programming &
Interfacing) ”, TMH Publications.
Follow us on facebook: Btech Notes
